Examination of the timing diagram of the 8237A indicates that once a block transfer begins, it takes three bus clock cycles per DMA cycle. During the DMA cycle, the 8237A transfers one byte of information between memory and I/O device. a. Suppose we clock the 8237A at a rate of 5 MHz. How long does it take to transfer one byte?